

Fig. 1

# Fig. 2

4: CHECK SHEET

CIRCUIT FEATURE					INSPECTION ITEM AND RESULT						
TECHNOLOGY	CONDITION	MODEL NAME	PACKAGE	THE NUMBER OF PINS	SCAN	BOUNDARY SCAN	RAM	NET LIST CHECK	PATTERN CHECK	SCAN CHECK	TIMING CHECK
CMOS9HD	cmos_3.3V	65956E00	TBG	420	USED	NOT-USED	NOT-USED	ERROR 0	ERROR 2	NOT-EXECUTED	ERROR 0

Fig. 3

## 6: INSPECTION ITEM DATABASE

CIRCUIT FEATURE	INSPECTION ITEM						
	NET LIST CHECK	PATTERN CHECK	SCAN CHECK	BOUNDARY SCAN CHECK	TIMING CHECK	TEST TERMINAL CHECK	RAM CHECK
BASIC CONFIGURATION	EXECUTED	EXECUTED			EXECUTED		
USAGE OF THE SCAN	EXECUTED	EXECUTED	EXECUTED		EXECUTED		
USAGE OF THE BOUNDARY SCAN	EXECUTED	EXECUTED		EXECUTED	EXECUTED		
USAGE OF THE RAM	EXECUTED	EXECUTED			EXECUTED		EXECUTED
TEST BUS CONFIGURATION	EXECUTED	EXECUTED			EXECUTED	EXECUTED	
...	...	...	...	...	...	...	...

Fig. 4

7: MODEL DEVELOPMENT HISTORY DATABASE

CIRCUIT FEATURE				INSPECTION ITEM EXECUTION HISTORY						
TECHNOLOGY	CONDITION	MODEL NAME	PACKAGE :	PHASE	DATA	NET LIST CHECK	PATTERN CHECK	SCAN CHECK	BOUNDARY SCANCHECK	TIMING CHECK
CMOS9HD	cmos_3.3V	6595 6E00	TBG	ACCEPTED	9/11	ERROR 0	ERROR 2	NOT-EXECUTED	NOT-TARGETED	ERROR 0 :
				RE-ACCEPTED	9/14	ERROR 0	ERROR 0	ERROR 0	NOT-TARGETED	ERROR 0 :
				BACK ANNOTATION	9/18	ERROR 0	ERROR 0	ERROR 0	NOT-TARGETED	ERROR 0 :
CB7	ttl_5V	87543	Q0GN	ACCEPTED	9/4	EXCEPTED	ERROR 0	NOT-TARGETED	ERROR 0	ERROR 0 :
				BACK ANNOTATION	9/11	ERROR 0	ERROR 0	NOT-TARGETED	ERROR 0	ERROR 0 :
CB8	ttl_3.3V	12345	A8SI	ACCEPTED	8/3	ERROR 0	ERROR 0	ERROR 0	NOT-TARGETED	ERROR 0 :
				BACK ANNOTATION	8/7	ERROR 0	ERROR 0	ERROR 0	NOT-TARGETED	ERROR 0 :
CMOS6	cmos_5V	6562 4E99	QFP	ACCEPTED	7/29	ERROR 0	ERROR 0	NOT-TARGETED	NOT-TARGETED	ERROR 0 :
				BACK ANNOTATION	9/4	ERROR 0	ERROR 0	NOT-TARGETED	NOT-TARGETED	ERROR 0 :
:	:	:	:	:	:	:	:	:	:	:
ID INFORMATION										
AAA										
ABC										

ID INFORMATION

AAA

ABC

10015209.111601

CIRCUIT DESIGNER

Fig. 5

LAYOUT DESIGNER




Fig. 6




Fig. 7





Fig. 8





CIRCUIT DESIGNER

Fig. 9

LAYOUT DESIGNER





Fig. 10






Fig. 11

Fig. 12





Fig. 13






Fig. 14